channel thickness, local oxidation is performed as shown in Fig. I (b). After removing the local oxide, pad oxide on channel area and CVD SiN,. fiLn are formed, and sidewall spacers are defined by using dry etching as illustrated in Fig. 1 (c) Fig.l (d (designed), or 0.9/10pm (actual). The sub-threshold slope was 63mV/dec. Vtn was arormd -0.18V. As shown in Fig.3 O) , kat was 2l9UA/lrm at V4:V':1.0V. Fig.4 shows VcIa characteristics of nMOSFET with L/\N:0.25ll0pm (designed), or 0.15/l0pm (actual). k"t was 67apAlStm at Va:Vr:l.0V. Close Fig. I (a) . Then for coffil of
channel area and CVD SiN,. fiLn are formed, and sidewall spacers are defined by using dry etching as illustrated in Fig. 1 (c) A process which has self-aligned gate process on recessed channel by using LOCOS technology has been reported in [3] . The resulting gate electrode edge has bird's beak shape, this structure can't apply to salicide process, which needs sidewall spacer.
In this paper, we propose the way to form FD-SOI MOSFET with self-aligned gate on recessed channel. We report the device stnrcture, fabrication sequence and device characteristics. Semiconductor (2001) [2] Jong-Ho Lee, et al., Proc. 1996 IEEE International SOI Conference, Oct. 1996 (1996 
